



HANDBOOK OF OPERATING INSTRUCTIONS

PROPERTY OF ENGINEERING
TEST EQUIPMENT

CROSBY, DIV. OF AVCO

ITEM 1 COPY 2





HARVEY TEPLITZ and COMPANY
Engineering and Sales Representation
3543 CORNELL DRIVE
DAYTON 6, OHIO CRestview 7-9178

POLARAD ELECTRONICS CORPORATION, 43-20 34th STREET, LONG ISLAND CITY 1, N.Y.



PLANT 1

FACTORY & MAIN OFFICES
43-20 34 STREET
LONG ISLAND CITY, NEW YORK
EXeter 2-4500



LOCATION

PLANT 2

LONG ISLAND CITY, NEW YORK



WAREHOUSE FACILITIES

BROOKLYN, N. Y.





INSTRUCTION MANUAL

PROPERTY OF ENGINEERING
TEST EQUIPMENT
CROSLEY, DIV. OF AVCO

ITEM 1 COPY 2

PULSE JITTER TESTER MODEL PJ-1

POLARAD ELECTRONICS CORPORATION
43-20 34th STREET • LONG ISLAND CITY 1 • NEW YORK, N. Y.

Warranty

Polarad Electronics Corporation warrants each instrument of its manufacture to be free from defects in material and workmanship. Our obligation under this Warranty is limited to servicing or adjusting any instrument returned to our factory for that purpose, and to making good at our factory any part or parts thereof except tubes, fuses or batteries, which shall, within one year after making delivery to the original purchaser, be returned to us with transportation charges prepaid, and which on our examination shall disclose to our satisfaction to have been thus defective.

Polarad Electronics Corporation reserves the right to make changes in design at any time without incurring any obligation to install same on units previously purchased.

This Warranty is expressly in lieu of all other obligations or liabilities on the part of the Polarad Electronics Corporation, and Polarad neither assumes nor authorizes any other person to assume for them any other liability in connection with the Sales of Polarad's instruments.



TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. GENERAL DESCRIPTION	
1-1. Scope of Handbook	1
1-2. Purpose of Equipment	1
1-3. Basic Definitions	1
1-4. Description	1
1-5. General Applications	1
1-6. Technical Characteristics	2
2. THEORY OF OPERATION	
2-1. Condensed Principles of Operation	2
2-2. Relative Jitter Measurement, Block Diagram Description	4
2-3. Small Absolute Jitter Measurement, Block Diagram Description	5
2-4. Pulse Width Jitter Measurement, Block Diagram Description	6
2-5. Small Jitter Disturbance Frequency Measurement, Block Diagram Description	7
2-6. Large Absolute Jitter and Disturbance Frequency Measurement, Block Diagram Description	8
2-7. Detailed Signal Tracing, Relative Jitter Measurement	10
2-8. Detailed Signal Tracing, Small Absolute Jitter Measurement	13
2-9. Detailed Signal Tracing, Large Absolute Jitter Measurement	13
2-10. Detailed Signal Tracing, Width Jitter Measurement	14
2-11. Detailed Signal Tracing, Small Jitter Disturbance Frequency Measurement	14
2-12. Detailed Signal Tracing, Large Disturbance Frequency Measurement	19
2-13. Power Supply Circuits	19
2-14. Analysis of Special Circuits	19
2-15. Inverter-Amplifier Stage	19
2-16. Slicer and Feedback Circuit	20
2-17. 5 Mc Gated Oscillator Stage	20
2-18. Phase Detector	22
2-19. Series String Regulated Filaments	23
2-20. Hold (Boxcar) Circuit	24
3. OPERATION	
3-1. Controls and Functions	25
3-2. Preliminary Operating Procedure	27
3-3. Pre-calibration Procedure for all Jitter Measurements	27
3-4. Measurement of Jitter	27
3-5. Observation and Measurement of Disturbance Frequency	29
4. MAINTENANCE	
4-1. General	31
4-2. Major Assemblies	31
4-3. Basic Test Points	31
4-4. Test Procedures	31

TABLE OF CONTENTS (Continued)

<u>Section</u>	<u>Page</u>
4. MAINTENANCE	
4-5. Removal of Printed Boards	33
4-6. Replacement of Printed Boards	35
4-7. Printed Board Precautions	37
4-8. Initial Adjustments and Precautions	37
5. SUPPLEMENTARY DATA	
5-1. Tube Complement	49
5-2. Total Number of Tubes per Type	50
6. DIAGRAMS	51/52
7. SPARE PARTS LIST	59

LIST OF ILLUSTRATIONS

<u>Figure</u>	<u>Page</u>
1-1. The Polarad Model PJ-1 Pulse Jitter Tester	iv
2-1. Jitter Waveform Time Relationships, Master Chart	3
2-2. Relative Jitter, Waveform Time Chart	5
2-3. Absolute Jitter, Waveform Time Chart	5
2-4. Width Jitter, Waveform Time Chart	7
2-5. Small Jitter Disturbance Frequency Measurement, Block Diagram	8
2-6. Large Absolute Jitter and Disturbance Frequency Measurement, Block Diagram	9
2-7. Relative Jitter Measurement, Block Diagram	11/12
2-8. Small Absolute Jitter Measurement, Block Diagram	15/16
2-9. Width Jitter Measurement, Block Diagram	17/18
2-10. Inverter Amplifier Stage, Simplified Schematic Diagram	21
2-11. Slicer and Feedback Circuit, Simplified Schematic Diagram	21
2-12. 5 Mc Gated Oscillator, Simplified Schematic Diagram	22
2-13. Phase Detector Stage, Simplified Schematic Diagram	23
2-14. Series String Regulated Filament Circuit, Simplified Schematic Diagram	23
2-15. Hold (Boxcar) Circuit, Simplified Schematic Diagram	24
3-1. Model PJ-1 Pulse Jitter Tester, Front Panel View	25
3-2. Typical Waveforms	30
4-1. Model PJ-1 Pulse Jitter Tester, Rear View, Showing Board Locations and Power Supply Tube Locations	34
4-2. Input Board, Component Location	39
4-3. Signal Board, Component Location	42
4-4. Reference Board, Component Location	44
4-5. Output and Display Board, Component Location	47
6-1. Pulse Jitter Tester, Input Board, Schematic Diagram	51/52
6-2. Pulse Jitter Tester, Signal and Reference Strips, Schematic Diagrams	53/54
6-3. Pulse Jitter Tester, Output and Display Section, Schematic Diagram	55/56
6-4. Pulse Jitter Tester, Power Supply, Schematic Diagram	57/58

WARNING

APPLICATION OF POWER TO THIS EQUIPMENT RESULTS IN
VERY HIGH VOLTAGES WHICH CAN BE FATAL. OBSERVE
ALL SAFETY PRECAUTIONS AT ALL TIMES.




Figure 1-1. The Polarad Model PJ-1 Pulse Jitter Tester

MODEL PJ-1
PULSE JITTER TESTER

SECTION 1
GENERAL DESCRIPTION

1-1. SCOPE OF HANDBOOK

The purpose of this handbook is to present the description, the principles of operation, and instructions for operating and maintaining the Polarad Model PJ-1 Pulse Jitter Tester. A description of the physical and electrical characteristics of the equipment, as well as a detailed explanation of its theory of operation, is included in sections 1 and 2 of this handbook. Procedures for operation are covered in section 3, adjustments and maintenance procedures in section 4, a detailed equipment tube complement in section 5, overall schematics in section 6, and a list of replaceable parts in section 7 of the handbook.

1-2. PURPOSE OF EQUIPMENT

The Polarad Model PJ-1 Pulse Jitter Tester is an instrument designed to measure and display, on a self-contained oscilloscope, pulse width jitter, relative jitter, and absolute jitter. In addition, the instrument displays the jitter envelope to permit analysis of frequency component waveforms, and other characteristics. This instrument is of great value in performing the above measurements on rate generators, pulse width modulators, computers, encoding devices, pulse generators, precision time generators, MTI Radar systems, and other similar equipments.

1-3. BASIC DEFINITIONS

- a. Pulse Width Jitter. Pulse width jitter is defined as the peak-to-peak time deviation between the leading and trailing edges of a recurrent pulse.
- b. Relative Jitter. Relative jitter is defined as the peak-to-peak time deviation of the leading edge of one pulse, with respect to the leading edge of a reference pulse.
- c. Absolute Jitter. Absolute jitter is defined as the peak-to-peak time deviation of the period of a pulse train, with respect to the time representing the nominal period, as determined by the pulse repetition rate.

1-4. DESCRIPTION

The Polarad Model PJ-1 Pulse Jitter Tester is a portable, compact, self-contained instrument. The instrument displays both the magnitude and waveform of the jitter under measurement. An EXT. SWEEP input is provided to facilitate determination of the jitter frequency. The control panel is provided with two handles, which facilitate carrying the instrument, or removal of the chassis from the case for maintenance. All operating and adjustment controls, as well as all indicating lamps and protective fuses, are mounted on the front panel. Also mounted on the front panel are two BNC connectors, marked VIDEO OUTPUT and DISTURBANCE FREQUENCY OUTPUT, and two additional connectors marked REFERENCE INPUT and SIGNAL INPUT. The two output connectors permit measurement or display on an external oscilloscope of the video and disturbance frequencies. The two input connectors permit application of an input signal and a reference signal to the Pulse Jitter Tester. Power input to the instrument is applied via a detachable power cable assembly which mates with the power receptacle mounted in the lower left section of the front panel. Two front panel jacks, EXT. SWEEP IN, are provided, so that an audio oscillator signal can be applied to the horizontal amplifiers. The resultant Lissajous pattern permits disturbance frequency measurement.

1-5. GENERAL APPLICATIONS

The Polarad Model PJ-1 Pulse Jitter Tester is ideally suited for determination of pulse jitter measurements in a wide variety of equipments, both test and experimental. The jitter characteristics of pulses, video amplifiers, wave-shaping and pulse-forming circuits, as well as signal generators and signal sources, can be measured with this instrument. In the measurement of jitter present in the output signals of signal generators and signal sources, only pulses may be applied to the input of the Pulse Jitter Tester. Therefore, the output signals of these equipments must be applied to the Pulse Jitter Tester through suitable waveform generators or pulse-shaping networks.

1-6. TECHNICAL CHARACTERISTICS

a. Input Signal Requirements:

Pulse Width	0.2 to 10.0 microseconds.
Repetition Rate	50 to 6,000 pps.
Amplitude	5 to 50 volts, peak-to-peak.
Polarity	Positive or negative.
Input Impedance	82,000 ohms shunted by 25 micromicrofarads.

b. Jitter Measurements:

Residual Jitter	Less than 0.5 millimicrosecond.
Width or Relative Jitter	5, 10, 100 millimicroseconds full scale.
Small Absolute Jitter	5, 10, 100 millimicroseconds full scale.
Large Absolute Jitter	1, 10, 100 microseconds full scale.

c. Usable Horizontal Frequency Range 15 cycles to 25 kc.

d. Power Input 115 volts $\pm 10\%$, 50 to 420 cps, 400 watts.

e. Dimensions 19 in. wide by 17-1/2 in. high by 12 in. deep.

f. Weight 60 pounds.

- g. Outputs Provided for (1) External oscilloscope;
 (2) Recorder (± 5 ma into 100 ohms) for disturbance frequency.
- h. Accessory Equipment Supplied (1) One 8-ft power cord assembly, with male plug on one end, and twistlock socket at the other end.
 (2) Two 8-ft video cable assemblies, with BNC to BNC connectors on each end.
 (3) Three test cables.

SECTION 2

THEORY OF OPERATION

2-1. CONDENSED PRINCIPLES OF OPERATION

a. General. The Model PJ-1 Pulse Jitter Tester includes circuitry to permit the measurement of repetition rate jitter, as well as width or relative jitter. The unit displays both the magnitude of the jitter and the waveform of the jitter modulation on a cathode-ray tube. An EXT. SWEEP IN is provided to facilitate determination of the jitter frequency.

b. Purpose. The Polarad Model PJ-1 Pulse Jitter Tester is designed to detect the time jitter (or variation) of a pulse, by converting the time position variations of the pulse into the phase angle of a 5 mc rf pulse. Any variation of the time position of the input pulse becomes a phase variation of the rf pulse. The reference used is dependent upon the type of jitter measurement desired, that is, relative, absolute, or width. (See figure 2-1.)

c. Repetition Rate Jitter. When measuring repetition rate jitter, a 5 megacycle oscillator is gated on with the leading edge of the pulse under observation. The output of this oscillator is compared with a stable 5 megacycle crystal-controlled oscillator in a phase detector. The output of the phase detector is a train of pulses, which have a peak-to-peak maximum output voltage corresponding to a phase difference of 180° , equivalent to 100 millimicroseconds at 5 megacycles. By using a calibrated attenuator to divide the pulse amplitude of the phase detector output by known factors, and displaying these pulses on an oscilloscope, successive scale factors of 1.0, 0.1, and 0.05 are provided. The scale factors correspond to 100 millimicroseconds, 10 millimicroseconds, and 5 millimicroseconds. In order to maintain the average phase at zero, the output of the phase detector is passed through a low-pass filter to drive a reactance tube which adjusts the frequency of the free-running 5 megacycle oscillator, compensating for long-time repetition rate drift.

d. Relative Jitter. When measuring relative jitter, the two input pulses under measurement are applied to the instrument. The leading edge of one input pulse triggers one 5 megacycle oscillator into operation; the leading




Figure 2-1. Jitter Waveform Time Relationships, Master Chart

edge of the second input pulse triggers a second 5 megacycle oscillator into operation. The outputs of the two 5 megacycle oscillators are compared in the phase detector, and the resultant output signal is displayed on the oscilloscope. Manual tuning of the two oscillator stages is provided to obtain a zero beat.

e. Width Jitter. When measuring width jitter, the pulse under measurement is applied to the input of the instrument. The leading edge of the pulse under measurement triggers one of the 5 megacycle oscillators into operation; the trailing edge of the pulse under measurement triggers the second 5 megacycle oscillator into operation. Readings are made in the same manner as for relative jitter.

f. Boxcar Circuit. The envelope of the jitter time modulation is presented on the oscilloscope display as a voltage which is obtained through a boxcar holding circuit. This circuit, operating on the output of the phase detector, generates a voltage which is passed through a low-pass filter, thereby eliminating transients. When displaying the jitter envelope, the oscilloscope horizontal sweep is continuously adjustable, and can be synchronized with the signal frequency. Provision is made to introduce external sweep voltages, for frequency calibration by means of Lissajous figures.

g. Signal Channels. The instrument contains two identical signal channels. One channel is used for the signal whose jitter is to be measured; the second channel is used to develop a reference signal. The first channel is in operation in all types of measurements, but the second (reference channel) is used in certain applications only, as listed below:

(1) In relative jitter measurements, both the signal and reference channels are in operation.

(2) In absolute jitter measurements, only the signal channel is in operation.

(3) In width jitter measurements, the signal channel and a particular portion of the reference channel are in operation.

For a detailed discussion of the various circuits and channels, refer to the block and simplified schematic circuit diagrams in this section of the handbook and to the overall schematic diagrams located in section 6.

2-2. RELATIVE JITTER MEASUREMENT, BLOCK DIAGRAM DESCRIPTION (See figures 2-2 and 2-7.)

a. Restatement of Definition. Relative jitter is defined as the peak-to-peak time deviation of the leading edge of one pulse, with respect to the leading edge of a reference pulse. The following discussion is based upon the circuits in operation for this measurement, as represented in figure 2-7.

b. The signal under measurement is applied to cathode follower and phase inverter V401. The output of this stage, always of negative polarity, is coupled to the slicer, cathode follower, peak detector, and feedback amplifier networks (CR401, CR402, V404, and V405). These networks always develop an output signal which is 50% of the level of the applied input signal. This signal is coupled to trigger amplifier V402 and cathode follower V403A. Upon receipt of a trigger, trigger amplifier V101A enables gated multivibrator V102, which generates a pulse of approximately 100 microseconds duration. The pulse from V102 is applied to both gating cathode follower V103A and cathode follower sweep gate V101B. The gate signal from V101B is coupled to sweep phantastron tube V311, so that the horizontal sweep will start at the same time that the video information is applied to the vertical deflection plates of the CRT.

c. V103A, which is connected across gated 5 mc oscillator V103B, constitutes a low-impedance shunt across the resonant network of V103B. The negative pulse from V102 drives V103A to cutoff, removing the shunt from V103B, and thus permits V103B to oscillate for a period of time represented by the duration of the pulse developed by gated multivibrator V102. The signal from V103B is applied to phase inverter V104. The PHASE control of this stage permits setting the average phase of the comparison signals to zero. V105 amplifies the 5 mc oscillator signal, and its output is coupled to the 5 mc signal driver V106. This stage amplifies the signal to a level adequate for driving the control grid of phase detector V107.

d. The reference signal input is applied to the reference channel circuits, which are identical to the signal input channel circuits (except that the reference channel has no cathode follower sweep gate stage). This channel includes the reference circuits from V406 through V203B. The 5 mc pulse from V203B is amplified by 5 mc

reference driver V204, which drives the suppressor grid (functioning as a control grid) of phase detector V107. The output of V107 is controlled by the simultaneous application of signals from both the signal channel and the reference channel. Any phase difference between the outputs of the two channels will result in a linear change in the signal from V107. Thus, the pulse width from V107 is proportional to any phase difference between the signal pulse and the reference pulse.

e. The output of phase detector V107 is a train of pulses which has a peak-to-peak amplitude corresponding to a phase difference of 180 degrees, equivalent to 100 millimicroseconds. Cathode follower V108 couples the video information from V107 to both a calibrated attenuator, and to cathode follower V108B. The resultant signal from V108B is an afc control voltage, which is applied only when making absolute jitter measurement.

f. The attenuator is used to divide the phase detector output by known factors, providing progressive scale factors of 1, 0.1, and 0.05, corresponding to 100, 10, and 5 millimicroseconds. The attenuator output is coupled, by means of cathode follower V317A, to vertical preamplifier V317B. This stage supplies a signal to vertical deflection amplifier V318, which drives the vertical deflection plates of the CRT, V511. The video information is now plotted against a linear time base, produced by the sweep phantastron circuit, consisting of V311 and V309A. V309A supplies the driving voltage for V319, the horizontal deflection amplifier, which drives the horizontal deflection plates of the CRT.

g. A portion of the signal from vertical deflection amplifier V318 is amplified by sync amplifier V309B, which supplies a signal to V311, for purposes of synchronization. A portion of the output of V311 is coupled to blanking amplifier V312, which serves to blank out the return trace of the linear time base.

2-3. SMALL ABSOLUTE JITTER MEASUREMENT, BLOCK DIAGRAM DESCRIPTION (See figures 2-3 and 2-8.)

a. Restatement of Definition. Absolute jitter is defined as the peak-to-peak time deviation of the period of a pulse train, with respect to the time representing the nominal period, as determined by the pulse repetition rate. In the measurement of absolute jitter, the reference channel is not used; only the signal channel and afc-controlled crystal oscillator circuits are employed.




Figure 2-2. Relative Jitter, Waveform Time Chart




Figure 2-3. Absolute Jitter, Waveform Time Chart

b. The pulse signal under investigation is applied to cathode follower and signal phase inverter V401, which couples the signal to the slicer, cathode follower, peak detector, and feedback amplifier networks (CR401, CR402, V404, and V405). The output of this network is applied through trigger amplifier V402, to trigger signal cathode follower V403A. Trigger amplifier V101A amplifies the signal and enables gated multivibrator V102. When triggered, V102 generates a pulse of approximately 100 microseconds. This pulse is applied to gating cathode follower V103A, as well as to cathode follower sweep gate V101B. V101B serves to gate the horizontal sweep.

c. V103A is connected across the tuned circuit of gated 5 mc oscillator V103B. In the absence of the gating pulse, V103A conducts heavily, and constitutes a low-impedance shunt across the oscillator. The gate multivibrator pulse applied to V103A cuts it off. The shunt across V103B is thus removed, and V103B oscillates at 5 mc, for a period of time determined by the duration of the pulse generated by V102. V103B applies a signal through phase inverter V104, and the PHASE control, to signal oscillator amplifier V105. (The PHASE control has no effect on the signal in this measurement.) V105 amplifies the 5 mc signal and couples it to driver V106. The control grid of phase detector V107 is driven by this signal.

d. A reference signal is provided by 5 mc crystal reference oscillator, V206. This signal, applied to 5 mc crystal reference driver V205, drives the suppressor grid of phase detector V107. The output of the phase detector will be proportional to any phase difference between the signal and the reference pulses. This difference represents the phase angle between (1) the pulse jitter, and (2) the repetition rate of the train of pulses of which it is a part. Variations in phase difference will result in changes of the output of V107. Tube V108A applies a signal to both the calibrated attenuator and to cathode follower V108B, which includes a detector circuit. The function of V108B is to furnish an afc control voltage that is applied to the 5 mc crystal reference afc control stage, V207. This stage is connected to crystal reference oscillator V206, and serves to correct for short-term changes in oscillator frequency.

e. The attenuator is used to divide the phase detector output by known factors, providing progressive scale factors of 1, 0.1, and 0.05, corresponding to 100, 10, and 5 millimicroseconds. The output of the attenuator is applied to cathode follower V317A, and is amplified by V317B. This signal is applied to vertical deflection amplifier V318. The remainder of the circuit action is identical to that which occurs when making relative jitter measurements. (See paragraph 2-2.) For the balance of the sweep circuitry block diagram, refer to figure 2-7.

2-4. PULSE WIDTH JITTER MEASUREMENT, BLOCK DIAGRAM DESCRIPTION (See figures 2-4 and 2-9.)

a. Restatement of Definition. Pulse width jitter is defined as the peak-to-peak time deviation between the leading and trailing edges of a recurrent pulse. For the measurement of pulse width jitter, the signal channel circuits and part of the reference channel circuits are employed. The signal for the reference channel is derived from the internal circuitry, and requires no external signal source.

b. The pulse to be analyzed is applied to cathode follower and signal phase inverter V401 through the input jack. The output of V401 is applied to the slicer, cathode follower, peak detector, and feedback amplifier networks (CR401, CR402, V404, and V405). The signal from these networks is amplified by trigger amplifier V402, and is coupled to trigger signal cathode follower V403A, which couples the trigger signal to a clipping and differentiating circuit. This circuit supplies negative-going pulses to trigger amplifier V407. These negative-going pulses are coincident with the trailing edge of the positive input pulse, and represent the reference pulse. Trigger amplifier V101A triggers multivibrator V102, which generates a pulse of approximately 100 microseconds duration. The output of V102 is applied to gating cathode follower V103A, as well as to cathode follower sweep gate V101B. V101B is coupled to the horizontal phantastron oscillator circuit, to initiate horizontal sweep at the proper time, in relation to the input pulse.

c. V103A is connected across the resonant network of gated oscillator V103B, and normally constitutes a low-impedance shunt, which prevents V103B from oscillating. When the input signal is applied to V103A, this half of the tube is cut off. With the shunt removed, V103B will now oscillate at 5 mc for a period of time representing the time period of the pulse generated by V102. The signal developed by V103B is applied to phase inverter network V104. By means of the PHASE control, the phase difference between the incoming pulse and the reference oscillator, occurring over a long period of time, can be set to equal zero, as an average value. The signal transferred through V105 is amplified by signal driver V106 and is applied to the control grid of phase detector V107.

d. The negative-going pulses from the clipping and differentiating circuit are amplified by V407. Cathode follower V403B couples this signal to trigger amplifier V201A, which is connected across, and enables, gated multivibrator V202. The output of V202, a pulse of approximately 100 microseconds duration, is applied to gating

cathode follower V203A. Tube V203A represents a shunt across the tuned network of the 5 mc gated oscillator V203B. When the signal is applied to V203A, the tube is cut off, the shunt is removed, and V203B will oscillate for approximately 100 microseconds. V204 amplifies the signal from V203B and drives the suppressor grid of phase detector V107. As a result of the applied signals, V107 will deliver a train of pulses whose pulse width variations will be proportional to the phase difference between the two rf pulses. Cathode follower V108A transfers this video information to both a calibrated attenuator as well as to cathode follower V108B, which furnishes a signal to a ratio detector network, not used in this application.

e. Since the peak-to-peak output of phase detector V107 is equivalent to a maximum phase shift of 180 degrees (or 0.1 microsecond), the calibrated attenuator is used to divide the phase detector output by known factors providing progressive scale factors of 1, 0.1, and 0.05, corresponding to 100, 10, and 5 millimicroseconds. The attenuator output voltages drive cathode follower V317A. The balance of the circuitry for display of the pulse width jitter is now identical with that employed in displaying the other jitter information.

2-5. SMALL JITTER DISTURBANCE FREQUENCY MEASUREMENT, BLOCK DIAGRAM DESCRIPTION (See figure 2-5.)

a. Disturbance frequency is the frequency of the jitter being measured. In some cases, the frequency of the jitter is fixed; in others, it is of a random nature. For the measurement and display of small jitter disturbance frequency, the setting of the DISPLAY switch, in USE position, selects the additional circuits indicated in the block diagram. The function of these stages is described in this paragraph. The video signal from cathode follower V108B is applied, through switch section S301D, to cathode follower V314A. The output of V314A is coupled to triode hold circuit V316 (a boxcar circuit), which is normally cut off. The video signal, therefore, cannot pass through V316, unless this tube is triggered by a signal from blocking oscillator V308A.

b. Reference to the lower portion of figure 2-5 shows that the signal from cathode follower V403A is applied to signal trigger amplifier V301. The amplified signal from V301 triggers phantastron delay generator V302, V303 into action. The phantastron delay generator triggers blocking oscillator V308A. The sampling trigger obtained from this oscillator is coupled to, and actuates, triode hold circuit V316. This circuit samples the voltage from cathode follower V314A, when actuated by the sampling trigger, and holds this level until the next sampling trigger occurs. The output of the hold circuit is the disturbance frequency component of the pulse jitter. The disturbance frequency waveform information from V316 is coupled to the video preamplifier through cathode follower V314B.

c. The output of the hold circuit represents the frequency of the pulse jitter disturbance, or noise present with the pulse. This information appears on the CRT display as a stepped waveform with each step representing the instantaneous pulse or noise displacement (so-called "jitter") of the pulse, and with the overall waveform representing the total jitter waveshape.




Figure 2-4. Width Jitter, Waveform Time Chart




Figure 2-5. Small Jitter Disturbance Frequency Measurement, Block Diagram

2-6. LARGE ABSOLUTE JITTER AND DISTURBANCE FREQUENCY MEASUREMENT, BLOCK DIAGRAM DESCRIPTION (See figure 2-6.)

a. Disturbance frequency is the frequency of the jitter being measured. In some cases, the frequency of the jitter is fixed; in others, it is of a random nature. For the measurement of large jitter and disturbance frequency, the setting of the DISPLAY switch selects the additional circuits indicated on the block diagram. The signal trigger from cathode follower V403A is amplified by V301A, and applied, through cathode follower V301B, to delay phantastron generator V302, V303. This output signal is coupled, by cathode follower V304A, to phantastron delay generator V306, V304B. The delay signal generated by this phantastron is amplified by V307, and actuates phantastron ramp generator V313. Ramp generator V313 applies a signal to hold circuit V316, through cathode follower V314A. V316 is normally cut off until it is triggered by a signal from blocking oscillator V308, which is enabled by a signal trigger derived from the input signal. The output from V316 is coupled to the video preamplifier by cathode follower V314B.

b. For this particular measurement, the direct pulse jitter is not used for video information. Instead, the pulse jitter is used to control the generation of the sampling trigger signal. This sampling trigger then actuates the hold circuit, which passes a portion of the sawtooth waveform, developed by ramp generator V313. The portion of the output of V313 that is passed by V316 has an amplitude which represents the level of pulse jitter at that particular instant in time.




FIGURE 2-6. LARGE ABSOLUTE JITTER AND DISTURBANCE FREQUENCY MEASUREMENT, BLOCK DIAGRAM

Figure 2-6. Large Absolute Jitter and Disturbance Frequency Measurement, Block Diagram

NOTE

The following paragraphs (2-7 through 2-20) present a more detailed analysis than that given in the preceding block diagram descriptions. In paragraphs 2-7 through 2-13, the discussion consists of signal tracing through each of the block diagrams, for the purpose of assisting in the maintenance of the instrument. In paragraphs 2-14 through 2-20, an analysis is presented of the unconventional circuits utilized in the instrument.

2-7. DETAILED SIGNAL TRACING, RELATIVE JITTER MEASUREMENT (See figures 2-1, 2-2, and 2-7.)

a. General. Relative jitter is the peak-to-peak time deviation of the leading edge of one pulse, with respect to the leading edge of a reference pulse. This type of measurement might be made, for example, to determine the jitter introduced between the input and output pulses of triggered circuits (in order to determine the figure of merit of that particular circuit). For this purpose, the time position of the output pulse is measured with respect to the time position of the input pulse. The input pulse is used as the reference pulse and, after amplification and shaping, initiates the 5 mc reference oscillator, whose phase is then used for comparison with the phase of a 5 mc oscillator which has been initiated by the output pulse. The comparison of phases occurs in a gated beam phase detector, which converts the relative phase variations of the two gated signals into pulses of plate current, of varying pulse width. These variations are displayed on the internal oscilloscope. Their magnitude is measured to determine the relative jitter. This video information is also available for presentation on an external oscilloscope.


b. Analysis. (See figure 2-7.) The reference pulse is applied to the input of the reference channel. The signal pulse, whose jitter is to be measured, is applied to the signal channel input. The signal pulse is applied to inverter amplifier V401. (For detailed analysis of this circuit, see paragraph 2-15.) The output of this stage, which is always negative, is applied to a slicer network. (For a detailed analysis of this circuit, see paragraph 2-16.)

(1) A positive d-c voltage of the same amplitude as the signal peak is applied to the slicer network from a bias generator, composed of amplifier V405 and peak detector cathode follower V404. The bias generator operates with the slicer network as an electronic error-feedback servomechanism to maintain the slicer bias equal to the input signal peak, thus compensating for any increase or decrease in the signal pulse applied to the slicer network. The output signal from the slicer network is sliced at the 50% point of the amplitude of the input signal. This signal is amplified by V402 and is coupled, by cathode follower V403A, to trigger amplifier V101A.

(2) The signal from V101A triggers V102, which is a cathode-coupled monostable multivibrator. The multivibrator provides a pulse of approximately 100 microseconds in width. The output pulse from gate multivibrator V102 is coupled to gating cathode follower V103A, which is connected across a gated 5 mc oscillator, V103B. The pulse gate enables the 5 mc oscillator, during its 100-microsecond width. The pulse gate is also applied to the grid of sweep gate cathode follower V101B. The pulse from V101B is applied to sweep phantastron tube V311, along with the sync signal from sync amplifier V309B. The sweep gate pulse serves to ensure that the horizontal sweep starts at the same time as the leading edge of the input pulse applied to the vertical deflection amplifier.

(3) The output from 5 mc oscillator V103B is simultaneously applied to the grids of V104A and V104B, the phase inverter. The 5 mc output, which appears across the variable PHASE control, is coupled to the grid of 5 mc oscillator amplifier V105. The rf signal from V105 is amplified by 5 mc signal driver V106. The high level output of V106 is applied to the control grid of gated beam phase detector V107. A similar action has occurred in the reference channel which, from V201 through V203, is identical to the signal channel stages V101 through V103. The rf pulse from gated 5 mc oscillator V203B is amplified by 5 mc reference driver V204. Tube V204 drives the suppressor grid (functioning as a control grid) of gated beam phase detector V107. The detector then compares the phase of the two 5 mc signals.

(4) If jitter is present, there is a variable phase difference which V107 converts into plate current pulses of varying pulse widths. These variations are directly proportional to the amount of jitter. (Refer to paragraph 2-18 for a detailed analysis of phase detector V107.) The output of the phase detector is a train of pulses, whose maximum peak-to-peak pulse width amplitude (corresponding to a phase difference of 180 degrees) is equivalent to






Figure 2-7. Relative Jitter Measurement, Block Diagram

100 millimicroseconds*. A calibrated attenuator is used to divide the phase detector output by successive scale factors of 1.0, 0.1, and 0.05, corresponding to 100 millimicroseconds, 10 millimicroseconds, and 5 millimicroseconds. The phase detector output signal is applied through cathode follower V108A to the grid of cathode follower V317A, which drives vertical preamplifier V317B. The amplified video signal is coupled to vertical deflection amplifier V318. The signal from V318 appears across the vertical deflection plates of the CRT, and is plotted against an internally-generated linear time base which is applied to the horizontal deflection plates.

2-8. DETAILED SIGNAL TRACING, SMALL ABSOLUTE JITTER MEASUREMENT (See figures 2-3 and 2-8.)

a. General. Absolute jitter is defined as the peak-to-peak time deviation of the period of a pulse train, with respect to the time representing the nominal period, as determined by the pulse repetition rate. The signal channel stages which are used to provide a 5 mc gated pulse to phase detector V107 for relative jitter measurements, are also employed for absolute jitter measurement. The reference channel is not used for this type of measurement, as no reference pulse is available. The jitter, in this case, is measured with respect to the pulse repetition rate. The constant pulse repetition rate acceptance range of this equipment is 50 to 6,000 pps.

b. Analysis. (See figure 2-8.) The nominal pulse repetition rate of the input pulses is used as a reference for the determination of absolute pulse jitter. Because a frequency of 5 mc is used for the gated 5 mc signal oscillator, a 5 mc signal must be employed in order to compare the reference with the gated 5 mc signal in the signal channel. This is accomplished by tuning an extremely stable 5 mc oscillator to a frequency which represents a harmonic of the average pulse repetition rate.

(1) Since the average prf is in the range of 50-6,000 cps, this means that the 5 mc oscillator is tunable 6,000 cps around the nominal 5 mc center frequency. The output of this 5 mc oscillator is continuous. This cw 5 mc signal is obtained from crystal oscillator V206, which is controlled by the afc reactance tube circuit, V108B, V207. The afc controlled crystal oscillator, V206, is used only when making absolute jitter measurements. The pulse output of cathode follower V108B, at the repetition rate of the input signal, is applied to the detector network, which includes crystal diodes CR102 and CR103 (see figure 6-2).

(2) The output of the detector is applied to the control grid of reactance tube V207 (the 5 mc crystal reference oscillator afc control). The crystal oscillator tuning range capacitor, C232, can be adjusted to permit oscillator V206 to operate at a frequency of 5 mc plus or minus 3 kc. This provision permits the oscillator to be tuned to some harmonic of the average repetition rate of the signal input. The afc control circuit locks V206 to this average repetition rate and thus serves to compensate for long-term drift, maintaining the average phase at zero.

(3) The cw 5 mc signal generated by V206 is amplified by V205 and applied to the suppressor grid of phase detector V107. Any variation in the phase difference between the 5 mc gated signal and the 5 mc reference signal appears as a variation of the jitter on the video presentation.

2-9. DETAILED SIGNAL TRACING, LARGE ABSOLUTE JITTER MEASUREMENT (See figures 2-3 and 2-6.)

a. General. Absolute jitter is defined as the peak-to-peak time deviation of the period of a pulse train, with respect to the time representing the nominal period, as determined by the pulse repetition rate. In the measurement of large absolute jitter, the same circuitry is used as in the measurement of large disturbance frequency. The only difference is in the sweep rate used for visual display on the self-contained CRT. For the large jitter measurement, a fast sweep speed is employed. When making the above measurements, only the signal input, phantastron, hold, and display circuits are used. The signal tracing of small absolute jitter has been given in paragraph 2-8; only those circuits employed for large absolute jitter and large disturbance frequency measurements will be described in this paragraph.

b. Analysis. (See figure 2-6.) The pulse train under investigation for large absolute jitter or disturbance frequency is applied to the input of the signal channel only. This pulse train is inverted, sliced, and amplified. (For detailed analysis of the signal channel circuits, refer to paragraphs 2-15 and 2-16.) This amplified output signal is coupled to cathode follower V403A. The output is applied to the grid of trigger amplifier V301A, and is transferred by cathode follower V301B to the grid of blocking oscillator V308, the suppressor grid of V302 and the control grid of V303B. V302 and V303 form a delay phantastron generator.

* 180 degrees is one-half period of the 5 mc signals. Since the period corresponding to 5 mc is 0.2 microsecond, one-half period is 0.1 microsecond or 100 millimicroseconds. This period is as accurate as the 5 mc frequency.

(1) The output of V303 is coupled by cathode follower V304A to delay phantastron generator V304B, V306. The series added delays of V302, V303 and V304, V306 are applied to and amplified by trigger amplifier V307. The output of V307 triggers phantastron ramp generator V313.

(2) The signal generated by V313 is coupled by cathode follower V314A to the boxcar triode hold circuit V316. (For a detailed description of this circuit, refer to paragraph 2-20.) The signal generated by V308 (triggered by the output from V301B) is also applied to boxcar hold circuit V316.

(3) The output of V316 is controlled not only by the signal applied from V314A, but also by the signal coupled from V308. When the sampling trigger signal from V308 enables V316, a sawtooth from the series phantastrons (delayed with respect to the sampling trigger signal) is also applied to V316. Both the phantastron and sampling trigger signals are initiated by the same trigger signal from V301B. When the second pulse (or trigger) signal from the pulse train triggers V308, the output of V308 will sample a portion of the slope of the sawtooth output from V313. The pulse signal and the ramp generator signal are separated by a given time interval (nominally set so that the pulse samples the center of the slope). Therefore, any time deviation of the following pulse (or pulses) will cause the trigger to sample the output of V313 at a time before or after the sample time of the preceding pulse. This time variation is determined by the amplitude of the pulse jitter, and occurs at the same rate as the frequency of the pulse jitter.

2-10. DETAILED SIGNAL TRACING, WIDTH JITTER MEASUREMENT (See figure 2-9.)

a. General. Width jitter is defined as the peak-to-peak time deviation between the leading and trailing edges of a recurrent pulse. The signal channel stages are identical to those used for relative jitter measurement. In addition, a clipping and differentiating circuit has been included in the signal channel (which is used only for pulse width jitter measurements). Only a portion of the reference channel is used, since no external reference signal is required.

b. Analysis. The positive pulse from amplifier V402, in the signal channel, is applied to cathode follower V403A. The output of V403A is applied to the clipper-differentiator circuits, as well as to amplifier V101A. The positive pulse is coupled to the clipper circuit. After being clipped to remove unwanted spikes, the signal is applied to a differentiating network. A negative pulse, coincident with the trailing edge of the positive input pulse, is thus obtained, and is amplified by V407 in the reference channel. The operation of both the signal and reference channels, as well as the output circuitry, is now identical to that when measuring relative jitter. (See paragraph 2-7.)

2-11. DETAILED SIGNAL TRACING, SMALL JITTER DISTURBANCE FREQUENCY MEASUREMENT (See figure 2-5.)

a. General. Pulse jitter disturbance frequency measurement is the measurement of the pulse jitter frequency present, or the rate at which the pulse time variations take place. There are two types of disturbance measurements. These are: (1) frequency, and (2) waveform of the disturbance frequency.

b. Analysis. When making this measurement, all circuits used for a jitter measurement are employed in their usual manner. Only those additional circuits employed for this measurement are discussed. These additional circuits consist of portions of the circuitry used for the large disturbance frequency measurement.

(1) When in the millimicrosecond ranges, the switch rotor arm (S301D) selects and applies to cathode follower V314A the output of cathode follower V108A. This signal contains the video information representing the pulse jitter present in the pulse train. The output of V314A is applied to triode hold circuit V316, which is held at cutoff until a sampling trigger from blocking oscillator V308A arrives to enable the circuit.

(2) A trigger signal from cathode follower V403A is applied to trigger amplifier V301. The output from V301 triggers phantastron delay generator V302, V303. At the end of the phantastron sawtooth period, blocking oscillator V308A is triggered. The sampling trigger from V308A is applied to and enables V316 (boxcar circuit).

(3) The triggering of V308A occurs at an interval of time which corresponds to maximum jitter amplitude of the pulse being sampled. The waveform then appears on the CRT display. For frequency measurement, refer to the method outlined in paragraph 3-5b.




Figure 2-8. Small Absolute Jitter Measurement, Block Diagram




Figure 2-9. Width Jitter Measurement, Block Diagram

2-12. DETAILED SIGNAL TRACING, LARGE DISTURBANCE FREQUENCY MEASUREMENT

The circuitry used for this measurement is the same as is used for the measurement of large absolute jitter. For the signal tracing analysis of this measurement, refer to paragraph 2-9 and figure 2-6.

2-13. POWER SUPPLY CIRCUITS

a. The power supplies used in this equipment are of conventional design, and are of the regulated type. Except for the series string regulated filaments, these circuits may be analyzed by reference to the schematic circuit diagram, figure 6-4.

b. For a detailed analysis of the series string regulated filament circuit, refer to paragraph 2-19.

2-14. ANALYSIS OF SPECIAL CIRCUITS

a. General. The basic circuits of the Polarad Model PJ-1 Pulse Jitter Tester are of a conventional nature, and do not require detailed analysis. There are, however, a few circuits which are somewhat unique in their application to the pulse jitter tester. In the following discussion, refer to the simplified schematic diagrams, figures 2-10 through 2-15, which cover the special circuits analyzed in the following paragraphs:

- (1) Inverter-amplifier V401, CR401, and CR402 (figure 2-10);
- (2) Slicer and feedback circuit CR403, CR404, V404, and V405 (figure 2-11);
- (3) 5 mc gated oscillator V103 (figure 2-12);
- (4) Phase detector V107 (figure 2-13);
- (5) The series string regulated filament circuit (figure 2-14);
- (6) Hold (boxcar) circuit V314, V316 (figure 2-15).

2-15. INVERTER-AMPLIFIER STAGE (See figure 2-10.)

The pulse jitter tester accepts and analyzes the jitter of positive or negative pulses having a peak amplitude of from 5 to 50 volts. If an external reference signal is used, it is applied to REFERENCE INPUT jack J501. The signal whose jitter is to be measured is applied to SIGNAL INPUT jack J502. The input signal applied to J502 is coupled by capacitors C401 and C403 to the grids, pins 2 and 7 respectively, of inverter-amplifier V401. This stage, together with its associated circuit components, is essentially a unipolar converter. Tube V401 delivers only a negative polarity output, regardless of the polarity of the input signal. This result is achieved by the following circuit action:

a. Inverter-amplifier V401 is a twin triode. The "A" section functions as a cathode follower, and the "B" section serves as a phase inverter. The cathode follower section has its grid returned, through grid resistor R401, to the junction of cathode resistors R402 and R403. The cathode of V401A is approximately 50 volts positive with respect to ground. The grid return resistor, R401, places the grid at a voltage of approximately 1.5 volts negative with respect to the cathode, thus operating the tube at normal class A characteristics. However, the grid is approximately 48 volts positive above ground. Thus, in order for any signal to drive V401A beyond normal operating conditions, the input signal must exceed 50 volts in amplitude. Consider the case of a negative input signal applied to the grids of V401. When a large negative signal is applied, the phase inverter, Section B, is cut off. With a small negative signal applied to V401, the phase inverter, section B, conducts slightly. Should conduction occur, a positive signal will be present at the plate, pin 6. This signal is coupled by capacitor C406 to crystal diode CR401. However, because of its polarity, CR401 does not conduct, and the signal from V401B is not applied to the slicer network. A negative signal appears at the cathode of V401A, pin 3; this signal is applied to crystal diode CR402, which conducts and passes the signal on to the slicer circuit.

b. If a positive signal is applied to the grids, cathode follower V401A conducts; a positive signal appears at the cathode and is coupled by capacitor C407 to crystal diode CR402. CR402 will not conduct when the signal is positive; thus no signal is applied to the slicer network. The positive signal applied to the grid of V401B, pin 7, appears as a negative output, at the plate, pin 6. This output is coupled by C406 to crystal diode CR401, which conducts and passes the signal on to the slicer network.

c. It can be seen that the amplifier-inverter stage provides a negative signal, of somewhat smaller amplitude than the input signal, regardless of the polarity of the input. Capacitor C402, in the cathode circuit of V401B, serves to equalize the response of the amplifier-inverter. Resistor R404 and capacitor C404 serve as a decoupling filter in the B+ supply to V401B.

2-16. SLICER AND FEEDBACK CIRCUIT (See figure 2-11.)

This circuit consists of a slicer network and a d-c bias feedback loop, composed of peak detector-cathode follower V404 networks and feedback pulse amplifier V405.

a. In analyzing the slicer network and accompanying feedback loop, that portion of the circuit containing R416, CR404, R418, amplifier V405, and detector cathode follower V404 will be analyzed first.

(1) The negative signal pulse from inverter-amplifier V401 is applied through resistor R416 to the junction of crystal diode CR404 and resistor and resistor R418. The polarity of crystal diode CR404 is such that it is an open circuit to the negative pulse. Resistors R416 and R418 are of equal value and, therefore, form a voltage divider so that approximately one-half of the input signal appears between the junction of R416, R418 and ground.

(2) The resultant signal is applied through coupling capacitor C424 and through crystal diode CR406 to the grid, pin 1, of the feedback pulse amplifier V205. This signal is amplified and inverted. The positive signal output is coupled by capacitor C421 from the plate, pin 5, to the grid, pin 7, of the peak detector section V404B. Resistor R429 and capacitor C419, in the cathode circuit of V404B, provide a long time-constant network, which is directly connected to the grid of the A section of V404.

(3) The cathode circuit of V404A also consists of a long time-constant network. The long time-constant circuits cause the networks to charge to a value very nearly representing the average d-c level of the signal pulse. The filtering effects of both circuits add in series, and furnish an almost pure d-c voltage. The positive signal is applied to the junction of resistors R417 and R418, Test Point 1. This voltage is nearly equal to the peak negative value of the signal input.

(4) When a second negative pulse appears at the input to the slicer, and it is less than the positive d-c bias at Test Point 2, the resultant voltage, at the junction of resistors R416, R418 and crystal diode CR404, will initially be positive. This positive voltage is effectively shorted to ground through crystal diode CR404; thus, the voltage at that point is zero. If the second negative pulse, however, is greater in amplitude than the developed d-c bias voltage, a negative pulse equal to one-half the difference between the input and bias voltages appears at the junction of resistors R416, R418, and crystal diode CR404, and at the input to the grid of amplifier V405.

b. It can be seen, therefore, that a negative output signal will be applied to the feedback loop only when the negative input to the slicer is greater in amplitude than the developed d-c bias. A larger negative input results in a larger positive d-c bias. The bias produced is approximately equal to the peak value of the input signal.

c. A similar circuit arrangement, consisting of resistors R413, R414, and R417, and crystal diode CR403, comprises the top portion of the slicer. Resistors R413 and R414 in parallel, form a voltage divider with, and provide one-half the value of, resistor R417. By an analysis similar to that used for the bottom portion of the slicer network, it can be shown that the output to coupling capacitor C413 appears when the magnitude of the input signal equals, or is larger than one-half of, its peak value. When the output is less than one-half its peak value, then the voltage at capacitor C413 is zero. By the action of the slicer, the negative input signal is sliced at its half-way point, and is slightly attenuated. The output to C413 and to the following amplifier stage V402 is, therefore, a negative signal of approximately one-third the input amplitude and approximately similar to the top half of the input waveshape. The bottom half of the input wave has been sliced away to permit the measurement of jitter at the 50% point of the input wave.

2-17. 5 MC GATED OSCILLATOR STAGE (See figure 2-12.)

a. This circuit provides a 5 mc signal, which is generated only during the period of the negative gate input. The phase of this signal, relative to the input trigger pulse, is always at a fixed relationship. Cathode follower V103A is normally conducting and its cathode current flows through L103, which is part of the 5 mc oscillator circuit. V103A acts as a low-impedance shunt across the resonant network of oscillator V103B. This low-impedance shunt prevents V103B from oscillating. A signal trigger pulse from trigger amplifier V101A, applied through capacitor C107, cuts V103A off. The cathode current through coil L103 ceases abruptly, causing ringing in L103, and the resonant circuit of L103 and C110, C113 starts to oscillate. V103B and its associated components, together with L103 and C110, C113, form a Colpitts oscillator. The output pulse from V101A is also used to trigger multivibrator V102, which generates a gate approximately 100 microseconds wide. (See figure 6-2.) This gate keeps V103A cut off for the duration of its period, and V103B continues to oscillate for approximately 100 microseconds.




Figure 2-10. Inverter Amplifier Stage, Simplified Schematic Diagram




Figure 2-11. Slicer and Feedback Circuit, Simplified Schematic Diagram




Figure 2-12. 5 Mc Gated Oscillator, Simplified Schematic Diagram

b. A portion of the output of gate multivibrator V102 is coupled through C103 to the grid of cathode follower V101B, and is used to provide a gating pulse for the CRT horizontal sweep circuit. This pulse serves to ensure that the horizontal sweep start-time coincides with the start of the oscillator gating pulse. The output of V103B is coupled to phase inverter V104; a variable capacitor (of special four quadrant design) in the output circuit of V104 permits adjustment of the phase of the gated 5 mc signal oscillator pulse signal, with respect to the reference signal.

2-18. PHASE DETECTOR (See figure 2-13.)

a. This stage uses a special tube, type 6BN6, specifically designed for "quadrature" detection of fm signals. The 6BN6 stage compares the phase of the signal-gated 5 mc oscillations (from V106) with the phase of the reference-gated 5 mc oscillations (from V204). These phase differences are converted into corresponding variations of the width of the phase detector plate current pulses. The output of phase detector V107 is applied to cathode follower V108A through L112. The network, consisting of L112, C136, and C137, forms an rf filter to remove the 5 mc component from the output signal. The duty cycle of the pulses applied to the grid of V108A has an average voltage amplitude equal to the average phase difference between the reference and signal voltages.

b. Phase detector V107 can be considered as a constant current source, controlled by two on-off switches connected in series with the source. The two grids, pins 2 and 6, are the controlling switches, and the plate current of V107 is the constant current source. The on-off switches (the grids of V107) are actuated by the 5 mc signal and reference pulses. V107 is normally biased so that a 90 degree phase difference between the signal and reference input signals results in a plate current pulse. The width of this pulse lies midway between the plate current pulse width resulting from a zero degree phase difference, and zero plate current representing a 180 degree phase difference. The plate current pulses from V107 have a duty cycle corresponding to the average phase difference between the input and reference signals. Thus, these pulses have an average amplitude proportional to the average phase difference between the two signals. Potentiometer R138, in the cathode circuit of V107, permits the bias of this tube to be set so that a 90 degree phase difference produces a plate current pulse width that is the 50% point of the pulse width variations. Potentiometer R138, the SYMMETRY ADJ control, is adjusted so that the plate current




Figure 2-13. Phase Detector Stage, Simplified Schematic Diagram

that flows through V107 when the signals are either 90 degrees or 270 degrees out of phase is the same as the plate current flowing in the absence of signal inputs.

2-19. SERIES STRING REGULATED FILAMENTS (See figure 2-14.)

a. Six tubes (V103, V203, V314, V317, V404, and V408), with series dropping resistor R552, comprise the series string circuit for the regulated filaments. R552 limits the current through the series string to the correct nominal value. Since the power supplies are fully regulated to close limits, the filament supply for these tubes is held to the same regulation. This avoids the need for a complex regulated filament supply.




Figure 2-14. Series String Regulated Filament Circuit, Simplified Schematic Diagram

b. Between the +250 volt and +120 volt points, there is a difference potential of +130 volts. Six of the more critical tubes, whose circuits require close regulation of tube performance, have their filaments connected in series. Together with a suitable series dropping resistor, they require +130 volts for proper operation. Since both the +250 volt and the +120 volt supplies are fully regulated, the filaments of these tubes will be held very close to the nominal operating voltages.

2-20. HOLD (BOXCAR) CIRCUIT (See figure 2-15.)

a. General. The additional circuits used to measure large absolute jitter, and disturbance frequency and waveforms, consist of a group of conventional phantatron generators, and a hold (boxcar) circuit. The latter circuit is analyzed below.

b. Analysis. With no signal, the grid currents, caused by the positive sampling triggers, develop negative bias across R366 and R367. The voltage developed across these resistors is stored by capacitors C334 and C336, respectively, resulting in cutoff of both sections of V316. When the sampling trigger pulse is applied to T302 from pulse transformer T301, positive pulses are applied to the grids of V316, and both sections of the tube conduct. The signal voltage at the cathode of V316B is thus applied to C333, charging it to the same potential. When the sampling trigger is removed, C333 stores the signal until the next sampling trigger. This voltage is applied to V314B, whose output is applied to the video circuits for display on the CRT.




Figure 2-15. Hold (Boxcar) Circuit, Simplified Schematic Diagram

SECTION 3 OPERATION

3-1. CONTROLS AND FUNCTIONS

The table below lists the front panel controls, switches, connectors and indicators, and gives their respective functions. Figure 3-1 shows their locations.




Figure 3-1. Model PJ-1 Pulse Jitter Tester, Front Panel View

Table 3-1. Operating Controls and Connectors

Control or Connector	Function
POWER INPUT	Connects ac line plug to equipment.
ON-OFF	Applies ac power to equipment.
POWER indicator	Indicates application of ac power to equipment.
EXT. SWEEP IN	Two jacks which accept an audio oscillator signal for application to the horizontal video amplifiers; the resultant Lissajous pattern enables measurement of disturbance frequency.
OVEN indicator	Cycles on and off when 5 mc crystal has reached proper operating temperature (approximately 10 minutes warmup).
REFERENCE INPUT	Accepts reference signal for relative jitter measurement.

Table 3-1. Operating Controls and Connectors (Continued)

Control or Connector	Function
SIGNAL INPUT	Accepts input signal for all types of jitter measurement.
VIDEO OUTPUT	Provides video output signal to an external oscilloscope for measurement or display.
DISTURBANCE FREQUENCY OUTPUT	Provides disturbance frequency signal to an external oscilloscope for measurement or display.
PRF	Switches equipment to PRF range within which the PRF of incoming signal falls.
RANGE	Switches to appropriate calibration range for jitter measurement (the 1uS, 10uS, and 100uS positions are used in Large Absolute Jitter and Disturbance Frequency Measurements only).
DISPLAY	A 3-position switch: DISTURBANCE FREQUENCY position is used for disturbance frequency measurement; USE position is used for all other types of jitter measurement; CAL position is used as a preliminary step in Large Absolute Jitter measurement.
SWEEP SPEED	Adjusts sweep speed of Sweep Phantastron (V309A, V311) to sweep rate of input signal. (Used in Disturbance Frequency Measurements only).
SWEEP SPEED MULTIPLIER	Varies sweep speed by a factor of X1 or X10; EXT position is used when External Sweep Input is desired.
FOCUS	Adjusts sharpness of lines on CRT screen.
INTENSITY	Adjusts brightness of display on CRT screen.
SYNC	Locks in display on CRT screen for observation of Disturbance Frequency pattern.
FUNCTION	Selects type of jitter to be measured; in TEST position, permits pre-calibration of instrument.
CAL	Adjusts height of display to fill the 10 vertical division lines on CRT screen; used for all measurements except DISTURBANCE FREQUENCY.
V GAIN	Adjusts height of display on CRT screen for Disturbance Frequency measurement.
V POS	Centers display vertically on CRT screen.
H POS	Centers display horizontally on CRT screen.
PHASE	Adjusts phase angle of signals on CRT display for measurement of residual, relative and width jitter.
DELAY	Adjusts CRT display for Large Absolute Jitter measurement only (with DISPLAY switch in CAL position).
SIGNAL OSCILLATOR TUNING	Adjusts signal oscillator frequency to obtain proper display on CRT screen.
REFERENCE OSCILLATOR TUNING	Adjusts 5 mc crystal oscillator frequency to obtain proper display on CRT screen; (used for Small Absolute Jitter measurements only).

3-2. PRELIMINARY OPERATING PROCEDURE

a. Operation of the Pulse Jitter Tester follows a straightforward procedure, and requires only normal safety precautions. Do not operate the instrument outside of its case, unless servicing or maintenance is required. Dangerous circuit voltages are present, which could cause serious injury or death.

b. Place the instrument on the work bench or in its operational area. Plug in the ac line cord, and turn the ON-OFF switch to ON. The POWER indicating lamp should light. Wait approximately ten minutes, until the OVEN pilot light begins to cycle on and off at regular intervals, which indicates that the instrument has reached a stable operating temperature and is ready for use.

3-3. PRE-CALIBRATION PROCEDURE FOR ALL JITTER MEASUREMENTS

a. Signal Connections. Signal connections to be made to the equipment are given below:

(1) For Relative Jitter. Apply the pulse signal to the SIGNAL INPUT jack, and connect the pulse reference signal to the REFERENCE INPUT jack.

(2) For Residual, Width and Absolute Jitter. Apply the pulse signal to the SIGNAL INPUT jack only.

b. After making signal connections, proceed as follows for small (5, 10, or 100MuS) pulse jitter measurements:

(1) Set the FUNCTION switch to TEST position.

(2) Set the DISPLAY switch to USE position.

(3) Set the RANGE switch to 100MuS position.

(4) Use H POS and V POS controls to center display.

(5) Use FOCUS and INTENSITY controls to improve display.

(6) Adjust SIGNAL OSCILLATOR TUNING control to obtain approximately one sine wave cycle on CRT screen (see figure 3-2A).

(7) Adjust CAL control so that the peak-to-peak amplitude of the waveform just fills the space between the extreme vertical graticule lines (figure 3-2A).

(8) Adjust the V POS and H POS controls to re-center the pattern while the CAL control is being adjusted. (After the amplitude has been correctly set, DO NOT USE THESE CONTROLS FURTHER, except where specifically instructed.)

(9) Vary the SIGNAL OSCILLATOR TUNING control to obtain zero beat (a horizontal line) across the CRT screen. (See figure 3-2B.)

(10) Adjust PHASE CONTROL to re-center TRACE, and re-adjust SIGNAL OSCILLATOR TUNING control, if necessary.

3-4. MEASUREMENT OF JITTER (See figure 3-2C.)

a. Residual Jitter. The residual level of jitter within the equipment should be determined before making other measurements. If the residual jitter exceeds 0.5 millimicrosecond, the instrument must be checked and repaired before accurate pulse jitter measurements can be made.

NOTE

Each jitter measurement that follows begins with step 11, continuing from step 10, above.

(11) Switch the RANGE selector to the 10MuS position, and re-center the display with the PHASE control, if necessary.

(12) Switch the RANGE selector to the 5MuS position. Re-center the display with the PHASE and SIGNAL OSCILLATOR TUNING controls, if necessary. The residual jitter can now be measured.

NOTE

When the RANGE selector is set to the 5MuS position, each vertical graticule division on the CRT screen represents 0.5 millimicrosecond. The residual jitter in the instrument should not exceed 0.5 millimicrosecond (one-half division above and below the horizontal center line.)

b. Relative Jitter.

(11) Connect the pulse reference signal to the REFERENCE INPUT jack.

(12) Set the FUNCTION selector to REL, and the RANGE selector to 100MuS.

(13) Adjust the SIGNAL OSCILLATOR TUNING control, if necessary, for exact zero beat (figure 3-2B).

(14) Adjust the PHASE control to center the CRT display.

(15) Set the RANGE selector to the 10MuS or 5MuS position. Re-adjust the PHASE and SIGNAL OSCILLATOR TUNING controls, if necessary, and then measure the jitter, in millimicroseconds, as displayed on the CRT screen.

c. Width Jitter.

Note. No reference input signal is required.

(11) Set the FUNCTION selector to WIDTH, and the RANGE selector to 100MuS.

(12) Adjust the SIGNAL OSCILLATOR TUNING control, if necessary, for exact zero beat (figure 3-2B).

(13) Adjust the PHASE control to center the CRT display.

(14) Set the RANGE selector to the 10MuS or 5MuS position. Re-adjust the PHASE and SIGNAL OSCILLATOR TUNING controls, if necessary, and then measure the jitter, in millimicroseconds, as displayed on the CRT screen.

d. Small Absolute Jitter.

(11) Set the FUNCTION selector to ABS, and the RANGE selector to 100MuS. A sine wave envelope will appear on the CRT screen, as in figure 3-2D.

(12) Rotate the SIGNAL OSCILLATOR TUNING control until the display falls into parallel lines, as in figure 3-2E.

(13) Back off the SIGNAL OSCILLATOR TUNING control to the point where the parallel lines return to the sine wave envelope.

(14) Adjust the CAL control until the display just fills the space between the extreme vertical graticule lines.

(15) Adjust the SIGNAL OSCILLATOR TUNING control for parallel lines.

(16) Adjust the REFERENCE OSCILLATOR TUNING control for zero beat. Touch up the SIGNAL OSCILLATOR TUNING control, if necessary.

(17) Set the RANGE selector to the 10 μ S or 5 μ S position, and then measure the small absolute jitter, in millimicroseconds, as displayed on the CRT screen. Center the display, if necessary, with the V POS control.

e. Large Absolute Jitter.

NOTE

When the RANGE selector is set to the large ranges, large absolute jitter and disturbance frequency are the only measurements that can be made. In the 1, 10 and 100 μ S positions of the RANGE selector, the FUNCTION selector is inoperative, but should be left in TEST position.

(11) Set the FUNCTION selector to TEST, and the RANGE selector to 100 μ S.

(12) Set the DISPLAY selector to CAL.

(13) Set the PRF switch to the appropriate PRF range for the input pulse.

(14) Rotate the DELAY control to its maximum counterclockwise position.

(15) Center the CRT display, using the V POS control only.

(16) Rotate the DELAY control slowly clockwise until a sawtooth waveform appears on the CRT screen. Position the sawtooth as shown in figure 3-2F.

NOTE

While the DELAY control is being adjusted, various waveforms may appear on the CRT. Ensure that the waveform used corresponds to figure 3-2F. Do not touch the DELAY control further. Re-center the display with the V POS control, if necessary.

(17) Set the DISPLAY selector to the USE position.

(18) Re-center the display, using the V POS control only.

(19) Measure the large absolute jitter, in microseconds, as displayed on the CRT screen.

(20) If the jitter cannot be measured accurately in the 100 μ S position, set the DISPLAY switch on CAL, switch the RANGE to either 10 μ S or 1 μ S, and repeat steps 14 through 19.

3-5. OBSERVATION AND MEASUREMENT OF DISTURBANCE FREQUENCY

a. Waveforms.

(1) Before the jitter disturbance waveform can be observed, the equipment must be set up for the proper jitter measurement.

(2) Set the DISPLAY selector to the DISTURBANCE FREQUENCY position.

(3) Set the RANGE selector to the appropriate μ S position.

(4) Set the SWEEP SPEED MULTIPLIER switch to the X1 or X10 position, and vary the SWEEP SPEED and SYNC controls to obtain a stable disturbance waveform on the CRT screen. (See figure 3-2G.)

b. Frequency Measurement.

(1) Before the jitter disturbance frequency can be measured, the equipment must be set up for the proper jitter measurement.

(2) Set the DISPLAY selector to the DISTURBANCE FREQUENCY position.




Figure 3-2. Typical Waveforms

- (3) Set the SWEEP SPEED MULTIPLIER selector to the EXT position, and apply the output from an audio oscillator to the EXT. SWEEP IN jacks.
- (4) Vary the V GAIN control for proper height of display.
- (5) Set the audio oscillator frequency to the approximate frequency of the jitter disturbance. Then slowly adjust the audio oscillator frequency until the lowest ratio Lissajous pattern is displayed on the CRT screen.
- (6) Determine the frequency in the conventional manner from the observed Lissajous figure.

SECTION 4 MAINTENANCE

WARNING
DANGEROUS VOLTAGES ARE PRESENT WHEN THE
EQUIPMENT IS IN OPERATION.

4-1. GENERAL

Servicing this equipment will present no special difficulties if a logical and straightforward approach is used. Certain key signals are to be used as the basis for isolating troubles to a particular printed board, and within a board to a particular circuit or circuits.

4-2. MAJOR ASSEMBLIES

The instrument consists of five major units:

a. The chassis and frame assembly contains the major components in the power supply group. The frame assembly serves as a mount for the four printed boards, the CRT mount and shield, and such components as are not mounted on the main chassis and front panel. These boards are designated:

- (1) Board No. 1 - Signal Strip;
- (2) Board No. 2 - Reference Strip;
- (3) Board No. 3 - Output and Display;
- (4) Board No. 4 - Input.

WARNING
When working in the vicinity of the blower motor, do not allow tools or fingers to come into contact with the blower fan blades.

b. Board No. 1 and board No. 2 are the center boards, and are readily removed for service, as described in paragraph 4-5. A test cable is furnished with the equipment so that either of the two center boards can be operated, and tests made under normal operating conditions, when the board is removed from the equipment.

4-3. BASIC TEST POINTS

The basic block diagrams (figures 2-5 to 2-9) provide a rapid means of isolating troubles to the malfunctioning circuit. The indicated voltage readings on the schematics are to be considered as a guide and, unless otherwise indicated, represent average readings. Some minor variations, from one model to another, are to be expected. In general, $\pm 10\%$ of indicated values should be considered as normal.

4-4. TEST PROCEDURES

a. No special test procedures are required, other than checking for the proper signal voltages, as in any normal maintenance procedure. The equipment required for maintenance work consists essentially of a sensitive, wideband oscilloscope, and a VTVM.

b. Although no special methods are required for servicing, the following procedure is suggested as a rapid means for isolating any malfunction to a particular board. Standard trouble-shooting techniques will serve to locate the particular part or parts that are defective.

(1) Power Supply. (See figure 6-4.) Check for normal power supply voltages, as indicated on the diagram. These voltages can be readily measured at test socket J509. These voltages are not critical and can vary $\pm 10\%$. However, if the power supply is suspected of being faulty, the percentage of regulation should be checked. The regulation should be better than $\pm 1\%$. In most cases, the regulation change will be sufficiently small to be unreadable on a conventional multimeter. No power supply adjustments are normally made. If all supply voltages are normal, proceed to step (2).

(2) Input Board. (See figures 4-2 and 6-1.) Check for the presence of input signals at capacitors C401 and V424. Check for the presence of output signals at resistors R427 and R466. These pulses should be of positive polarity. Because of the varying nature of the waveforms of the input signals, the resultant waveform of the signal (as read at various points of the input board circuit) and the output signal from the input board will vary. For this reason, typical waveforms are not given. Before removing or replacing parts on any of the printed boards, refer to paragraph 4-5, Printed Board Precautions.

(3) Signal Board. (See figures 4-3 and 6-2.) Check at the grid, pin 2, of V103A for the presence of a pulse from gated multivibrator V102; this pulse should be approximately 100 microseconds wide. Check at the grid, pin 2, of V104A for the presence of a pulse of 5 mc rf; this pulse should also be approximately 100 microseconds wide.

NOTE

When this instrument fails to function properly, reference should be made to Section 2 and the type of measurement being made. Since the type of measurement in use determines the circuitry employed, the trouble-shooting procedure undertaken should be concerned only with those circuits employed for a particular measurement.

Before checking the phase detector, disconnect the short cable connecting J103 to J201. Then check for output at the grid, pin 7, of V108A. The last check of the signal strip is to determine whether an output signal is present at the cathodes of V108A and V108B.

(4) Reference Board. (See figures 4-4 and 6-2.)

(a) When making relative and width jitter measurements, only those portions of the reference board circuitry consisting of V201 through V204 are employed. The portions of the circuitry from V205 through V207 have their plate voltage supply disconnected, and do not function during the above measurements. For checking V201, V202, and V203 circuitry, the same procedure as used for the signal board is employed. (See subparagraph 3, above.) The output of V204 is checked at J201. When absolute jitter is being measured, the plate supply voltage to V201 through V204 is disconnected and these circuits do not function.

(b) For the absolute jitter measurement, the circuitry using V205 through V207 is employed. The salient check points for this circuitry consist of the output of V205 (checked at J201) and the cycling of the 5 mc crystal oscillator oven. The OVEN pilot indicator lamp should continuously cycle. If the lamp remains off or stays on, the oven control is faulty and must be checked. If the zero-beat line cannot be locked in, when making the absolute jitter measurement, then the afc control circuit is not functioning and should be checked.

(5) Output and Display Board. (See figures 4-5 and 6-3.)

(a) When the instrument is set up for making the small disturbance frequency measurement, only those circuits indicated in figure 2-5, plus the display circuits, are employed. The balance of the circuitry on this board is not used for this measurement. The video amplifier and display circuits are employed for all the measurements made. A key check point for this circuitry is pin 3 of V314A (which checks for video output of V314A). Also, since all the phantastron and blocking oscillators are normally not free-running, the failure of V308A to function may indicate trouble in the initiating phantastron, or in the preceding trigger amplifier, V301.

(b) In the circuits used for large disturbance frequency measurement, the entire phantastron and blocking oscillator circuitry is employed. When trouble-shooting this section of the board, the entire circuitry

must be checked. (See figures 2-6, 4-4, and 6-3.) The video and display circuits are of conventional design and do not require any special discussion. Standard trouble-shooting techniques apply.

4-5. REMOVAL OF PRINTED BOARDS (See figures 4-1 through 4-5.)

a. Input Board.

- (1) Remove FUNCTION knob from front panel.
- (2) Disconnect jack J5l0, at top front of board.
- (3) Loosen both nylon couplings on front section of FUNCTION selector shaft (behind front panel).
- (4) Remove the shaft front section, including the nylon couplings.
- * (5) Remove the three mounting brackets (at top front, bottom front, and top rear of board) by removing two mounting screws from each.
- ** Remove the four mounting brackets located at the corners of the board, by removing the two mounting screws from each.
- * (6) Lift the board upward carefully, until plug P40l, located at bottom left rear of board, is completely disengaged.
- ** Disconnect plug P40l, located at bottom left rear of board.
- (7) Tilt board inward gradually, and remove through side of equipment frame.

b. Signal Board.

- (1) Remove PHASE and SIGNAL OSCILLATOR TUNING knobs from front panel.
- (2) Ensure that SIGNAL OSCILLATOR TUNING capacitor Cll3, located on rear of SIGNAL OSCILLATOR TUNING shaft, is fully meshed.
- (3) Remove V504 and V5l2.
- (4) Unlock the two snap fasteners (at top rear and bottom rear of board).
- * (5) Remove holding screw from mounting bracket at top front of board.
- ** Remove holding screws from mounting brackets at top front and bottom front of board.
- (6) Disconnect interconnecting cable, located at top right center of board.
- ** (6A) Disconnect plug Pl0l, located at top front of board.
- (7) Gently disengage board from the snap fasteners, and withdraw board straight back through rear of equipment frame.

CAUTION

The plates of Cll3 must be fully meshed, or they will strike tube sockets as the board is withdrawn, and the capacitor may be damaged.

- * Serial numbers up to ll6.
- ** Serial numbers ll7 and higher.




Figure 4-1. Model PJ-1 Pulse Jitter Tester, Rear View, Showing Board Locations and Power Supply Tube Locations

c. Reference Board.

- (1) Remove REFERENCE OSCILLATOR TUNING knob from front panel.
- (2) Ensure that REFERENCE OSCILLATOR TUNING capacitor C236, located on rear of REFERENCE OSCILLATOR TUNING shaft, is fully meshed.
- (3) Remove V502, V508 and V509.
- (4) Unlock the two snap fasteners (at top rear and bottom rear of board).
- * (5) Remove holding screw from mounting bracket at top front of board.
- ** Remove holding screws from mounting brackets at top front and bottom front of board.
- (6) Disconnect interconnecting cable, located at top left center of board.
- ** (6A) Disconnect plug P201, located at top front of board.
- (7) Gently disengage board from the snap fasteners, and withdraw board straight back through rear of equipment frame.

CAUTION

The plates of C236 must be fully meshed, or they will strike tube sockets as the board is withdrawn, and the capacitor may be damaged.

d. Output and Display Board.

- (1) Remove DISPLAY, RANGE, and PRF knobs from the front panel.
- (2) Disconnect Winchester plug P302, located at top front of board, and disconnect jack J301, which connects to CRT socket.
- (3) Loosen both nylon couplings on the front section of each of the three switch shafts (behind the front panel).
- (4) Remove each shaft front section, including the nylon couplings.
- * (5) Remove the three mounting brackets (at top front, bottom front, and top rear of board) by removing two mounting screws from each.
- ** Remove the four mounting brackets, located at the four corners of the board.
- * (6) Lift the board upward carefully, until plug P301, located at bottom right rear of board, is completely disengaged.
- ** Disconnect plug P301, located at bottom right rear of board.
- (7) Tilt board inward gradually, and remove through side of equipment frame.

4-6. REPLACEMENT OF PRINTED BOARDS

a. Input Board.

- (1) Insert board through side of frame, and tilt it gradually into position.

* Serial numbers up to 116.

** Serial numbers 117 and higher.

- * (2) Lower board carefully, until plug P401, located at bottom left rear of board, is completely engaged.
- ** Reconnect plug P401, located at bottom left rear of board.
- (3) Replace shaft front section, and fasten nylon couplings loosely.
- (4) Replace all clamps at corners of board. Fasten screws loosely.

CAUTION

Insulation strips are provided to prevent shorting between the mounting brackets and the printed board. Ensure that the insulation strips are replaced properly.

- (5) Tighten nylon couplings, and replace front panel FUNCTION knob.
- (6) Tighten bracket screws gradually, ensuring that FUNCTION knob does not bind. The board may have to be shifted slightly.
- (7) Turn FUNCTION switch fully left, and align pointer to WIDTH position. Retighten holding screw.
- (8) Reconnect jack J510, located at top front of board.

b. Signal Board.

Reverse the removal procedure of Section 4-5b. Ensure that plugs and jacks mate properly.

c. Reference Board.

Reverse the removal procedure of Section 4-5c. Ensure that plugs and jacks mate properly.

d. Output and Display Board.

- (1) Insert board through side of frame, and tilt it gradually into position.
- * (2) Lower board carefully, until plug P301, located at bottom right rear of board, is completely engaged.
- ** Reconnect plug P301, located at bottom right rear of board.
- (3) Replace each shaft front section, and fasten nylon couplings loosely.
- (4) Replace all clamps at corners of board. Fasten screws loosely.

CAUTION

Replace insulation strips between brackets and board exactly as before removal.

- (5) Tighten nylon couplings. Replace the three front panel knobs.
- (6) Tighten bracket screws gradually, ensuring that the three knobs do not bind. The board may have to be shifted slightly.
- (7) Turn each knob fully left, and align pointers with their proper front panel marks. Retighten holding screws.
- (8) Reconnect Winchester plug P302, located at top front of board, and reconnect jack J301, which connects to CRT socket.

- * Serial numbers up to 116.
- ** Serial numbers 117 and higher.

4-7. PRINTED BOARD PRECAUTIONS

If it is necessary to replace any components mounted on the printed boards, a few precautions should be noted before proceeding with replacement:

- a. Care must be exercised when removing parts, to avoid unnecessary physical contact with the printed wires on the board.
- b. Care must be exercised not to scratch or press down on the printed wiring; failure to observe this precaution may result in an open circuit and subsequent circuit failure.
- c. When soldering replacement parts into the wiring, a low-temperature solder is recommended, in order to prevent burning of the board material, or possible separation of the printed wiring from the base material.

CAUTION

Under no circumstances should acid core solder be used on any part of the printed board wiring. Failure to observe this warning will result in damage to the board and wiring; short circuits and circuit failure will follow. When using test equipment prods with sharp points, exercise extreme care not to damage the printed wiring.

- d. Do not use excess solder, as this may result in solder flow to adjacent wiring, producing short circuits. Because of the close spacing of printed wires, these short circuits may be difficult or impossible to clear.
- e. Solder only to the eyelet or rivet solder points provided. Failure to observe this precaution may result in short circuits and circuit failure.

4-8. INITIAL ADJUSTMENTS AND CALIBRATIONS

- a. Whenever the instrument is repaired or checked, there are adjustments that should be checked and readjusted, if necessary.

- b. Signal Balance Adjustment. (See figures 4-2 and 6-1.)

A 20,000 ohm-per volt multimeter is connected across Test Points (1) and (2) (available as test jacks on the input board); adjust SIG BAL ADJ potentiometer R421 for a zero d-c voltage difference, as indicated on the multimeter. This must be done without an input signal.

- c. Reference Balance Adjustment. (See figures 4-2 and 6-1.)

Connect a 20,000 ohm-per-volt multimeter across Test Points 3 and 4 (available as test jacks on the input board) and adjust REF BAL ADJ potentiometer R459 for a zero d-c voltage difference, as indicated on the multimeter. This must be done without an input signal.

d. Symmetry Adjustment. (See figures 4-3 and 6-2.)

For the phase detector V107, set the RANGE selector to any one of the small jitter positions (5, 10, 100 millimicroseconds). Adjust SYMMETRY ADJ control R138 until the beat pattern (not locked in zero beat) is symmetrical about the CRT base line.

e. Crystal Oscillator Tuning Adjustment. (See figures 4-4 and 6-2.)

(1) Proceed with steps 1 through 13 of Section 3-4d. The sine wave envelope is present on the CRT.

(2) Set the front panel REFERENCE OSCILLATOR TUNING control for minimum capacity (plates unmeshed).

(3) Vary XTAL OSC TUNING capacitor C232 until the 5 mc crystal oscillator just starts to oscillate. This may be observed by noting the reappearance of the sine wave envelope.

f. Signal Oscillator Tuning Adjustment. (See figures 4-3 and 6-2.)

(1) Leave all controls at their previous settings, and set the front panel SIGNAL OSCILLATOR TUNING control to mid-point of its capacity.

(2) Adjust signal oscillator tuning range capacitor C110 for zero beat or parallel lines on the CRT display.

g. Reference Oscillator Tuning Adjustment. (See figures 4-5 and 6-2.)

(1) Leave all adjustments at their previous settings, and set the FUNCTION selector to the WIDTH position.

(2) Adjust reference channel oscillator tuning capacitor C213 for zero beat on the CRT display.

h. Horizontal Amplifier Control Adjustment. (See figures 4-5 and 6-3.)

(1) Perform the required steps for any type of small jitter measurement, through the adjustment for zero beat.

(2) Adjust H AMPL potentiometer R338 until the extraneous information, present at either side of the jitter display, just disappears from the CRT.

i. 1 Microsecond and 10 Microsecond Phantastron Adjustments. (See figures 4-5 and 6-3.)

For these adjustments, the following auxiliary equipment is required: a pulse generator, capable of being accurately time-modulated, and having a prf of 2,000 pps (such as the Polarad Model MP-1A, or equivalent), plus a wide band oscilloscope with an accurately calibrated time base.

(1) 1 microsecond adjustment procedure:

- (a) Set the modulation source, within the pulse generator, to a sine wave rate of 100 cps or less.
- (b) Set the pulse generator to approximately 2,000 pps.
- (c) Connect the oscilloscope vertical input probe to either pin 6 or pin 7 of blocking oscillator

V308A.

(d) Observe the width of the sampling trigger jitter on the wide band oscilloscope, and adjust the pulse generator modulation so that the observed jitter will be one microsecond in width.

(e) Adjust 1 USEC CAL capacitor C329 so that full-scale deflection is obtained on the Pulse Jitter Tester CRT display.

(2) 10 microseconds adjustment procedure:

Repeat the procedure outlined for the 1 microsecond adjustment, except that the jitter observed on the oscilloscope will be 10 microseconds in width, and 10 USEC CAL capacitor C328 is adjusted for full-scale deflection on the Pulse Jitter Tester CRT display.




Figure 4-2. Input Board, Component Location (page 1 of 3)




Figure 4-2. Input Board, Component Location (page 2 of 3)




Figure 4-2. Input Board, Component Location (page 3 of 3)




Figure 4-3. Signal Board, Component Location (page 1 of 2)




Figure 4-3. Signal Board, Component Location (page 2 of 2)




Figure 4-4. Reference Board, Component Location (page 1 of 3)




Figure 4-4. Reference Board, Component Location (page 2 of 3)




Figure 4-4. Reference Board, Component Location (page 3 of 3)




Figure 4-5. Output and Display Board, Component Location (page 1 of 2)




Figure 4-5. Output and Display Board, Component Location (page 2 of 2)

SECTION 5 SUPPLEMENTARY DATA

5-1. TUBE COMPLEMENT

a. Input Board. (See figures 4-2 and 6-1.)

Ref. Symbol	Tube Type	Function
V401	12AT7	Cathode Follower - Pulse Inverter.
V402	6AH6	Trigger Amplifier.
V403	12AT7	Cathode Follower - Cathode Follower.
V404	12AT7	Cathode Follower - Peak Detector.
V405	6AH6	Feedback Pulse Amplifier.
V406	12AT7	Cathode Follower - Pulse Inverter.
V407	6AH6	Trigger Amplifier.
V408	12AT7	Cathode Follower - Peak Detector.
V409	6AH6	Feedback Pulse Amplifier.

b. Signal and Reference Strip. (See figures 4-3, 4-4, and 6-2.)

V101	12AT7	Trigger Amplifier - Cathode Follower.
V102	12AT7	Gate Multivibrator.
V103	12AX7	Gating Cathode Follower - Gated Oscillator.
V104	12AT7	Phase Inverter.
V105	6AU6	5 Mc Signal Amplifier.
V106	6AN5	5 Mc Signal Driver.
V107	6BN6	Phase Detector.
V108	12AU7	Cathode Follower.
V201	12AT7	Trigger Amplifier.
V202	12AT7	Gate Multivibrator.
V203	12AX7	Gating Cathode Follower - Gated Oscillator.
V204	6AN5	5 Mc Reference Driver.
V205	6AN5	5 Mc Crystal Reference Driver.
V206	5751	5 Mc Crystal Reference Oscillator.
V207	6AK5	5 Mc Crystal Reference AFC Control.

c. Output and Display Section. (See figures 4-5 and 6-3.)

V301	12AT7	Trigger Amplifier - Cathode Follower.
V302	6AS6	Phantastron Delay Generator.
V303	12AT7	Phantastron Delay Generator - Cathode Follower.
V304	12AT7	Phantastron Delay Generator.
V306	6AS6	Phantastron Delay Generator.
V307	6AH6	Trigger Amplifier.
V308	12AT7	Blocking Oscillator.
V309	12AU7	Sweep Phantastron - Sync Amplifier.
V311	6AS6	Sweep Phantastron.
V312	12AX7	Blanking Amplifier.
V313	6AS6	Phantastron.
V314	12AU7	Hold Circuit - Cathode Follower.
V316	5755	Hold Circuit.
V317	12AX7	Vertical (video)
V318	12AU7	Vertical (video) Amplifier.
V319	12AU7	Horizontal Amplifier.

d. Power Supply. (See figures 4-1 and 6-4.)

Ref. Symbol	Tube Type	Function
V501	5R4GY	Positive Rectifier.
V502	6080	+250 V SERIES Control Tube.
V503	12AX7	+250 V Control Amplifier.
V504	0A2	+250 V Voltage Reference Tube.
V505	2X2A	High Voltage Rectifier.
V506	2C53	High Voltage Shunt Regulator.
V507	XVR-1500 or ANTON 424	High Voltage, Voltage Reference.
V508	12BH7	+120 V SERIES Control Tube.
V509	12AX7	+120 V Control Amplifier.
V510	5651	+120 V Voltage Reference Tube.
V511	3WP1	CRT
V512	12AU7	Disturbance Frequency Cathode Follower.

5-2. TOTAL NUMBER OF TUBES PER TYPE


Qty	Type	Qty	Type
1	XVR1500	1	5651
1	0A2	1	5755
14	12AT7	1	5751
6	12AU7	1	6080
6	12AX7	5	6AH6
1	12BH7	3	6AN5
1	2C53	4	6AS6
1	2X2A	1	6AU6
1	5R4GY	1	6BN6
1	6AK5	1	3WP1

Total number of tubes used: 52.

A
CATHODE FOLLOWER

B
PULSE INVERTER


TR



A
CATHODE FOLLOWER


B
PEAK DETECTOR

FEEDBACK PULSE AMPL



A
CATHODE FOLLOWER
V406
12AT7


B
PULSE INVERTER



A
CATHODE FOLLOWER

B
PEAK DETECTOR

FEEDBACK PULSE AMPL
V409
6AH6



UNREGULATED FI
CIRCUIT







Figure 6-1. Pulse Jitter Tester, Input Board, Schematic Diagram





H112997



NOTES:

1. UNLESS OTHERWISE INDICATED
- A. ALL CAPACITANCE VALUES ARE IN UF.
- B. ALL RESISTANCE VALUES ARE IN OHMS,
1/2 WATT RATING, (K=1000, MEG=1,000,000)
± 10 %
- C. ALL COIL VALUES ARE IN UH.







Figure 6-2. Pulse Jitter Tester, Signal and Reference Strips, Schematic Diagrams





H112998



NOTES:

- UNLESS OTHERWISE INDICATED;
A. ALL CAPACITANCE VALUES ARE IN UF
B. ALL RESISTANCE VALUES ARE IN OHMS
1/2 WATT RATING, (K=1000, MEG=1,000,000) ±10%
- * INDICATES SOCKET CONNECTION POINTS
- ▲ INDICATES THE PINS OF (P302, J511), 17 OF WHICH ARE INCORPORATED IN THE SCHEMATIC




Figure 6-3. Pulse Jitter Tester, Output and Display Section, Schematic Diagram

Diagrams

H112999




Figure 6-4. Pulse Jitter Tester, Power Supply, Schematic Diagram

UNIVERSITY OF ENGINEERING
TEST EQUIPMENT
No. 1111 OF 1968
1111 COPY

SECTION 7 SPARE PARTS LIST

7-1. SPARE PARTS

The parts included below are non-standard parts utilized in this unit, and may be purchased from Polarad Electronics Corporation.

	Item No.	Reference Symbol	Description	Polarad Part No.	
	1	B1	Blower Motor	2511-100	
	2		Bezel	D100082	
	3		Filter Transparent	B100174	
	4		Window Etched	B100237	
	5		CRT Shield	C100086	
	6		CRT Shock Mtg.	B100238	
	7		Knob Assy (for R380)	A106943	
	8		Binding Post (for J301A)	2511-101	
	9		Binding Post (for J301B)	2511-102	
	10		Fan Assy	A106927	
	11	T501	Transformer, Plate	B27459	
	12	T502	Transformer, Filament	B22852	
	13	T503	Transformer, CRT	B27458	
	14	L501	Reactor	BP22853	
	15	S304	Switch, Rotary	2511-103	
	16	R517	Resistor, Variable 250K 2W	CK5177SD254A	
	17	R380	Resistor, Variable 50K	2511-104	
	18	R341	Resistor, Variable 5 Meg 2W	CK5177RC505B	
	19	R390	Resistor, Variable 5 Meg 2W	CK5177RC505B	
	20	R374	Resistor, Variable 25K 2W	CK5177RC253B	
	21	R376	Resistor, Variable 5K 2W	CK5177RC502B	
	22	R394	Resistor, Variable 10K 2W	CK5177RC103B	
	23	R370	Resistor, Variable 100K 2W	CK5177RC104B	
	24	R545	Resistor, Variable 100K 2W	CK5177SL104B	
	25	R546	Resistor, Variable 100K 2W	CK5177SL104B	
	26		Cable, Power	B111144	
	27		Cable, Video	BP12553	
	28		Cable, Interconnecting	A102538	
	29		Test Cable, 5 Pin	B113355	
	30		Test Cable, 14 Pin	**B113356	
	31	CR102	Test Cable, 26 Pin	**B113357	
	32		Test Cable, 15 Pin	* B107854	
	33		Test Cable, 21 Pin	* B113354	
	34		Crystal, Diode	2511-105	
	35	CR103	Crystal, Diode	2511-106	
	36	L101	Choke RF 750 Mhy	A24510	
	37	L102	Choke RF 100 Mhy	A24507	
	38	L104	Choke RF 100 Mhy	A24507	
	39	L106	Choke RF 14 Mhy	A24508	
	40	L107	Choke RF 14 Mhy	A24508	
	41	L108	Choke RF 100 Mhy	A24507	
	42	L109	Choke RF 14 Mhy	A24508	
	43	L110	Choke RF 100 Mhy	A24507	
	44	L111	Choke RF 14 Mhy	A24508	
	45	L112	Choke RF 750 Mhy	A24510	
	46	L113	Choke RF 14 Mhy	A24508	
	47	L114	Choke RF 14 Mhy	A24508	

** Serial numbers 117 and higher

* Serial numbers up to 116

	Item No.	Reference Symbol	Description	Polarad Part No.	
	48	L116	Choke RF 14 Mhy	A24508	***Serial No. up to 131 use part No. B101449
	49	L118	Choke RF 1.7 Mhy	A100366	
	50	L119	Choke RF 1.7 Mhy	A100366	
	51	L121	Choke RF 14 Mhy	A24508	
	52		Planetary Drive	*** 2511-123	
	53	C117	Capacitor, Variable	B102576	
	54	R138	Resistor, Variable 500 Ohms 2W	B517841	
	55	L201	Choke RF 14 Mhy	A24508	
	56	L202	Choke RF 100 Mhy	A24507	
	57	L204	Choke RF 100 Mhy	A24507	
	58	L205	Choke RF 14 Mhy	A24508	
	59	L206	Choke RF 100 Mhy	A24507	
	60	L207	Choke RF 14 Mhy	A24508	
	61	L209	Choke RF 14 Mhy	A24508	
	62	L210	Choke RF 100 Mhy	A24507	
	63	L211	Choke RF 14 Mhy	A24508	
	64	L212	Choke RF 100 Mhy	A24507	
	65	L213	Choke RF 750 Mhy	A24510	
	66	L214	Choke RF 55 Mhy	A114365	
	67	L216	Choke RF 38 Mhy	A100160	
	68	L217	Choke RF 14 Mhy	A24508	
	69	L218	Choke RF 750 Mhy	A24510	
	70	L219	Choke RF 14 Mhy	A24508	
	71	L221	Choke RF 14 Mhy	A24508	
	72	L222	Choke RF 14 Mhy	A24508	
	73	L223	Choke RF 14 Mhy	A24508	
	74	L224	Choke Filament 1.7 Mhy	A100366	
	75	L225	Choke Filament 1.7 Mhy	A100366	
	76	L227	Choke RF 14 Mhy	A24508	
	77	Z1	Crystal 5000 KC	2511-107	
	78	CR301	Crystal Diode	2511-108	
	79	CR303	Crystal Diode	2511-109	
	80	CR306	Crystal Diode	2511-110	
	81	CR307	Crystal Diode	2511-111	
	82	R338	Resistor, Variable 25K 2W	B517851	
	83	T301	Transformer	2511-112	
	84	T302	Transformer	2511-113	
	85	CR401	Crystal, Diode	2511-114	
	86	CR402	Crystal, Diode	2511-115	
	87	CR403	Crystal, Diode	2511-116	
	88	CR404	Crystal, Diode	2511-117	
	89	CR406	Crystal, Diode	2511-118	
	90	CR407	Crystal, Diode	2511-119	
	91	CR408	Crystal, Diode	2511-120	
	92	CR409	Crystal, Diode	2511-121	
	93	CR411	Crystal, Diode	2511-122	
	94	R421	Resistor, Variable 20K 2W	CK5177SD203A	
	95	R459	Resistor, Variable 20K 2W	CK5177SD203A	
	96	S301	Rotary Switch Assy	B111493	
	97	S302	Rotary Switch Assy	A111494	
	98	S303	Rotary Switch Assy	B111492	
	99	S401	Rotary Switch Assy	B111485	
	100		Printed Circuit Board #1 Assy	D102071	
	101		Printed Circuit Board #2 Assy	D102072	
	102		Printed Circuit Board #3 Assy	D101953	
	103		Printed Circuit Board #4 Assy	D102033	
	104		Printed Circuit Board #1	D101941	
	105		Printed Circuit Board #2	D101946	
	106		Printed Circuit Board #3	D101951	
	107		Printed Circuit Board #4	D101936	
	108		Coil Assy Board #1 (L103 & C110)	B102083	
	109		Coil Assy Board #2 (L203 & C213)	B102084	

POLARAD ELECTRONICS CORP.

CONSULTANTS — DESIGNERS — MANUFACTURERS

43-20 34th Street Long Island City 1, N. Y.

EXeter 2-4500

REQUEST FOR MAINTENANCE

FROM:

COMPANY NAME _____

DATE: _____

ADDRESS: _____

INDIVIDUAL _____

POSITION _____

SECTION OR DIVISION _____

PHONE NO. _____ EXT. _____

EQUIPMENT _____ DATE OF PURCHASE _____

MODEL _____ SERIAL NO. _____ ORDER NO. _____

TROUBLE REPORT:

A. Description of trouble _____

B. Has trouble been localized? _____ If so, how and where: _____

C. Instruments used and measurements taken, if any: _____

D. Is trouble intermittent? _____

E. Hours of operation prior to this trouble _____

F. Date trouble occurred _____

G. Was factory consulted by telephone or letter prior to this request? _____

If so, give date and person to whom directed: _____

H. Additional Comments: _____

PROPERTY OF ENGINEERING
TEST EQUIPMENT
RADLEY, DIV. OF AVCO
ITEM.....COPY.....

When trouble develops requiring factory assistance, complete this form and send to:

Polarad Electronics Corporation
43-20 34th Street
Long Island City 1, New York
ATTENTION: Service Department

After this report has been analyzed by the Service Department, you will be notified when a field service engineer will call on you to make the necessary repairs. If your trouble can best be corrected at the factory, we will so notify you with instructions and authorization for returning the equipment.

NO EQUIPMENT MAY BE RETURNED TO THE FACTORY WITHOUT WRITTEN AUTHORIZATION

THESE ARE POLARAD REPRESENTATIVES IN THE UNITED STATES AND THROUGHOUT THE WORLD

DOMESTIC REPRESENTATIVES

ARIZONA CALIFORNIA NEVADA ARKANSAS LOUISIANA OKLAHOMA TEXAS NEW MEXICO	T. Louis Snitzer Company 5354 W. Pico Blvd. Los Angeles, Calif. Webster 8-2074 T. Louis Snitzer Company 7814 Ivanhoe Ave. La Jolla, Calif. Glencourt 4-2191 T. Louis Snitzer Company 510 S. Mathilda Avenue Sunnyvale, Calif. Regent 6-6733	ALABAMA FLORIDA GEORGIA MISSISSIPPI N. CAROLINA S. CAROLINA TENNESSEE NEW ENGLAND METROPOLITAN NEW YORK CITY NEW YORK STATE (EXCEPT METROPOLITAN NEW YORK) MARYLAND SOUTH NEW JERSEY EASTERN PENNSYLVANIA	Murphy and Cota 2110 Peachtree Road, N.W. Atlanta 5, Ga. Trinity 3020 Murphy and Cota 1106 Burke Street Winston-Salem, N.C. Winston-Salem 4-0750 Murphy and Cota 1220 Edgewater Drive Orlando, Fla. Garden 4-2167	MISSOURI KANSAS IOWA NEBRASKA COLORADO UTAH WYOMING MONTANA OREGON WASHINGTON IDAHO DOMINION OF CANADA	Engineering Services Co. 4550 Main Street Kansas City 11, Mo. Jefferson 1-7765 Engineering Services Co. 6635 Delmar Blvd. St. Louis, Mo. Volunteer 3-3661 Engineering Services Co. 4529 South Glenn Wichita, Kansas Jackson 4-0111 Jackson 4-8628 Engineering Services Co. 3742 Kencrest Drive, NE Cedar Rapids, Iowa Empire 5-4538 McCloud & Raymond 5403 East Evans Denver 22, Colorado Skyline 6-1580 Skyline 6-1589 Hawthorne Electronics 700 S.E. Hawthorne Blvd. Portland, Oregon Belmont 4-9375 Hawthorne Electronics Room 107 Administration Bldg. Boeing Field Seattle, Washington Mohawk 3962 Measurement Engineering Ltd. Annprior, Ontario, Canada Annprior 400 Measurement Engineering Ltd. P.O. Box 189 Station O Montreal, Quebec, Canada
---	--	--	--	---	---

OVERSEAS REPRESENTATIVES

ALGERIA Bureau de Liaison 113 Rue de L'Universite Paris 7e ARGENTINA Tecnitron Charcas 1337 Buenos Aires AUSTRALIA Electronic Industries Imports Pty Ltd. 139/143 Bouverie St. Carlton, N. 3, Melbourne AUSTRIA INGLOMARK Markowitsch & Co. Mariahilferstr 133 Vienna XV BRAZIL Emile H. Staub, S. A. Rua Libero Badaro, 293 Sao Paulo CHILE Goldman, Janssen y Cia Ltda. Casilla 274 Santiago CHINA Nan Jong Instruments Co. 69, Kaifeng Street Taipei, Taiwan CUBA Cia Commercial Herza, S.A. O'Reilly 504 Havana	DENMARK Ditz Schweitzer Bredgade 37 Copenhagen ENGLAND Allied International Co., Ltd. 59/61 Union Street London S.E. 1 FINLAND Orbis Oy Lapinladenkatu 17 Helsinki FRANCE Bureau de Liaison 113 Rue de L'Universite Paris 7e GERMANY Rohde & Schwarz Vertriebs GmbH Auerfeldstr 22 Munich HAWAII John J. Harding Co. Ltd. P.O. Box 4013 Honolulu HOLLAND I. R. C. A. 92 Paradystraat Voarburg INDIA B. N. Bose & Company 1st Floor, 8 Waterloo St. Calcutta-1	IRAQ Shahine Medawar P. O. Box 1679 Beirut ISRAEL Electronic Equipment 6, Ibn Gvirol Tel-Aviv ITALY Henry C. Milano Via C. Battisti 2 Torino JAPAN Marubun Co. Ltd. No. 1, 2-Chome, Odenmachi, Nihonbashi Chuo-Ku, Tokyo JORDAN Shahine Medawar P. O. Box 1679 Beirut LEBANON Shahine Medawar P. O. Box 1679 Beirut MADAGASCAR Bureau de Liaison 113 Rue de L'Universite Paris 7e MEXICO Standard Electrica de Mexi Calle Madrid 21-F Mexico 4, D. F.	NEW ZEALAND W & K McLean, Ltd. 7 Anzac Avenue Auckland NORWAY Morgenstjerne & Co. Colletts Gate 10 Oslo PERU V. M. LaPierre & Cia. Los Alamos 375 San Isidro, Lima PORTUGAL Equipamentos de Laboratorio, Lda. Apartada 458 Lisbon SAUDI ARABIA Shahine Medawar P. O. Box 1679 Beirut SOUTH AFRICA Leigh & Hurwitz (Pty) Ltd. P. O. Box 3236 Johannesburg SWEDEN Elektronikbolaget AB Boringsgatan 30 Stockholm SO SWITZERLAND Omni Ray AG Dufourstr 56 Zurich 8
---	--	---	---



Manufacturers of Microwave & Electronic Equipment

